BETA
Examples ofcache line
Dictionary> Examples ofcache line
cache lineisn’t in the Cambridge Dictionary yet. You can help!
Add a definition
Acachelineconsists of many cells, and we have assumed that the whole line would be transferred.
From theCambridge English Corpus
Note in addition that the transaction latencies are kept constant despite varying thecachelinesize.
From theCambridge English Corpus
Finally, how is speedup affected by network latency andcachelinesize?
From theCambridge English Corpus
The design issue ofcachelinesize is particularly important.
From theCambridge English Corpus
Such machines require each writablecachelineto have a single owner.
From theCambridge English Corpus
This will cost perhaps five cycles per frame (assuming the frame size is roughly half thecachelinesize, and a 10-cycle miss penalty).
From theCambridge English Corpus
Eachcachelineis in one of the following states: dirty (has been updated by local processor), valid, invalid or shared.
From
This example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.Later, when thecachelineis evicted, 16-bit writes are used, thus eliminating all 8-bit writes over the bus.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.A data cache typically requires two flag bits percachelinea valid bit and a dirty bit.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.For any given pair of caches, the permitted states of a givencachelineare listed in the table on the right.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.A demand fetch for the missing instruction or datacachelineis generated if necessary.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.Similarly, a write-set conflict occurs if acachelinein the write-set is read or written by another thread.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.Cachelinetoggle andcachelinewrap modes are two forms of critical-word-firstcachelinefetching.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.As with other cache coherency protocols, the letters of the protocol name identify the possible states in which acachelinecan be.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.To prevent this, every cache controller monitors the bus, listening for broadcasts which may cause it to invalidate itscacheline.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.Also, during miss processing, the alternate ways of thecachelineindexed have to be probed for virtual aliases and any matches evicted.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.A 64-bit data bus allowed thecachelineto be transferred in a 4-cycle burst.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.Eachcachelinealso has a valid bit and a dirty bit, stored in the cache controller.
FromThis example is from Wikipedia and may be reused under a CC BY-SA license.
Wikipedia
This example is from Wikipedia and may be reused under a CC BY-SA license.These examples are from corpora and from sources on the web. Any opinions in the examples do not represent the opinion of the Cambridge Dictionary editors or of Cambridge University Press or its licensors.
- topics/arriving-and-departing/staying-and-remaining/
- topics/arriving-and-departing/taking-someone-somewhere-or-telling-them-the-way/
- topics/arriving-and-departing/visiting/
- topics/art/art-and-culture/
- topics/art/art-history-and-artistic-movements/
- topics/art/artists/
- topics/art/ceramics-and-pottery/
- topics/art/crafts/
- topics/art/knitting-and-sewing/
- topics/art/models-and-moulds/
- topics/art/painting-and-drawing-materials/
- topics/art/painting-drawing-and-printing/
- topics/art/photography/
- topics/art/pictures/
- topics/art/representation-in-art-and-in-general/
- topics/art/sculpture/
- topics/art/the-visual-arts-in-general/
- topics/attention-and-care/creating-a-distraction/
- topics/attention-and-care/neglecting-and-ignoring/
- topics/attention-and-care/not-paying-attention/
- topics/attention-and-care/not-showing-careful-thought/
- topics/attention-and-care/paying-attention-and-being-careful/
- topics/attention-and-care/treating-as-unimportant/
- topics/behaving-and-interacting/bad-and-wrong-behaviour/
- topics/behaving-and-interacting/behaving-in-a-silly-way/